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Pulse-Density-Modulated Power Control of a 
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for Induction Melting Applications 
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Abstract-This paper presents a 4 kW, 450 kHz voltage-source 
inverter with a series resonant circuit for induction melting 
applications, which is characterized by the power control based 
on pulse density modulation (PDM). The pulse-density-modulated 
inverter makes an induction melting system simple and com- 
pact, thus leading to higher efficiency. A modulation strategy 
is proposed to realize the induction melting system capable of 
operation at the frequency and power level of interest. Some 
interesting experimental results are shown to verify the validity 
of the concept. 
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I. INTRODUCTION 
ITH remarkable progress in switching speed and capac- W ity of MOSFET’s and SIT’S, voltage- or current-source 
inverters have been researched and developed for induction 
heating applications such as melting and surface quenching 
[1]-[4]. They are capable of operation at the output frequency 
of over 100 kHz at present. A high-frequency voltage-source 
inverter, however, has no ability to control the output power 
by itself, so that the output power of such an inverter has to 
be controlled by adjusting the dc input voltage. A thyristor 
bridge rectifier having a dc capacitor and reactor has been 
conventionally used as a variable dc-voltage power supply. 
This causes some problems in size and cost. 
In order to overcome the problems of the thyristor bridge 
rectifier, the following power control schemes have been 
proposed with the focus on the use of a diode bridge rectifier 
as a dc power supply: 
frequency control [SI, [6]; 
pulse-width-modulation [7]; 
phase-shift control [8]; 
duty control [9]. 
These power control schemes, however, may result in an in- 
crease of switching losses and electromagnetic noises because 
it is impossible for switching devices to be always turned on 
and off at zero current. 
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TABLE I 
RATINGS AND CHARACTERISTICS OF MOSFET(2SK1521) 
. ~-
Turn-off Delay Time I 60011s 
Fall Time I 250ns 
This paper describes an induction melting system of 4 kW, 
450 kHz, which is intended to be incorporated in a dental 
casting machine. The induction melting system consists of 
a single-phase diode rectifier, a single-phase voltage-source 
inverter using four MOSFET’s, and a series resonant circuit 
with a matching transformer. The output power control based 
on PDM enables us to use the diode rectifier as a dc power 
Bupply. The proposed PDM inverter has the following features: 
No variation occurs to the operating frequency of the 
inverter. 
It achieves ZCS(zero-current-switching) operation in a 
wide range of output power, thus resulting in a great 
reduction of switching losses and electromagnetic noises. 
Moreover, the diode bridge rectifier having no electrolytic 
capacitor on the dc side plays an important role in shaping the 
line current of the rectifier into sinusoid and unity power factor. 
Experimental waveforms, along with the analysis leading to 
the design, are included to verify the validity of the theory 
developed in this paper. 
11. SYSTEM CONFIGURATION 
Fig. 1 shows a system configuration of the induction melting 
system developed for a dental casting machine. The power 
circuit of the high-frequency inverter consists of a single-phase 
voltage-source inverter using four MOSFET’s (2SKlS21, Hi- 
tachi). The MOSFET’s are rated at 450 V and SO A (see 
Table 1). The lossless snubbing circuit consisting of only a 
small capacitor of 2000 pF is connected between the drain 
and source of each MOSFET. The output of the inverter 
is connected to a series resonant circuit with a matching 
transformer of turn-ratio of 8:l. Several grams of alloy of 
Cr-CO-Mo in a crucible are required to finish melting within 
0093-9994/96$05.00 0 1996 IEEE 
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Fig. 1. System configuration. 
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Fig. 2. 
operating frequency is 1.8 kHz and line frequency 1s 60 Hz. 
Current waveforms of 2 0 ,  Zd2, and 8d1 under assumption that 
about 30 seconds in order to prevent it from oxidation in the 
dental casting machine. 
The dc power supply for the inverter is a single-phase diode 
bridge rectifier in which neither dc smoothing capacitor nor 
reactor is connected except for a high frequency capacitor 
of 0.47 pF. Then the dc voltage across the high frequency 
capacitor is fluctuating at 120 Hz, that is, twice as high as the 
line frequency of 60 Hz. This makes a great contribution to 
shaping the line current of the rectifier into sinusoid and unity 
power factor. 
Fig. 2 shows current waveforms of 20, Z d l ,  and id2 under the 
assumption that operating frequency is 1.8 kHz and line fre- 
quency is 60 Hz, making the waveforms clear. The envelopes 
of io and 2d2 fluctuate at twice the line frequency because of 
no smoothing capacitor. Because the high frequency capacitor 
absorbs the high frequency current ripples included in 2d2, Zdl 
becomes a wave shape which is in proportion to the dc link 
voltage. 
The inverter plus the series resonant circuit looks like a pure 
resistor, when it is seen from the dc terminals of the rectifier. 
U 
(C) (d) 
Fig. 3. 
Mode 11. (d) Mode III. 
Switching modes in PDM. (a) Simplified circuit. (b) Mode I. (c) 
Thus, the line current of the rectifier becomes a sinusoidal 
wave shape with unity power factor as long as the line voltage 
is sinusoidal. Note that the fluctuation of the output power at 
twice the line frequency have no effect on induction melting. 
111. PULSE DENSITY MODULATION 
A. Principle of PDM 
The proposed PDM inverter repeats alternate run and stop to 
adjust the average output power, even when both the operating 
frequency and the dc link voltage are kept constant. 
Fig. 3. shows three switching modes in the PDM. Conven- 
tional frequency controlled inverters have only two switching 
modes such as modes I and 11, while the pulse-density- 
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Fig. 4. Switching pattern in PDM. 
modulated inverter additionally has mode 111, in which the 
output voltage of the inverter is zero. In mode 111, the resonant 
current continues flowing through a low side MOSFET in one 
leg and a low side diode in the other leg, as discussed in 
the following analysis. Mode I11 has commonly been used in 
pulse-width-modulated and phase-shifted inverters. 
Fig. 4 shows a switching pattern of the PDM. The inverter 
acts as a square wave voltage source with the amplitude of Vd 
for three resonant cycles, while it acts as a zero voltage source 
for one cycle. If attention is paid to four resonant cycles, the 
output voltage of the inverter is a periodic waveform, where 
the average output voltage is 314, compared with the full 
power operation. Thus, the output power of the inverter can be 
controlled by adjusting the pulse density of the square wave 
voltage. Compared with the frequency control in [ 5 ]  and [6], 
the PDM can greatly reduce the switching losses because all 
the MOSFET's are always turned on and off at zero current. 
In addition, no dc component should be included in the 
switching pattern to avoid flux saturation in the matching 
transformer, because the resonant capacitor is connected to 
its secondary side. Each pulse consists of the combination of 
mode I and I1 in the switching pattern used in the following 
experiments. A small amount of dc voltage produced by 
physical asymmetry in the circuit does not cause any flux 
saturation, because nonnegligible resistances in the MOSFET' s 
and the transformer would keep it from saturating. 
Analysis of output power 
Let's consider the transient response of the resonant current 
when the square wave voltage with the angular frequency 
of w and with the amplitude of V d  is applied to the series 
resonant circuit. Since attention is focused on the fundamental 
component of the square wave voltage, the following equation 
v d  
0 
- vd 
0 
T A  
J I 
I 
P€ k 
t = O  T 
Fig. 5. Voltage and current waveforms in PDM. 
is obtained 
(1) 
4 vdL- + - i o d t  + rio = - sin ut. 
dt c s 7r 
The PDM inverter is operated at the resonant frequency U,, 
as w = w, = l/m. Assuming 2w,L/r = 2Q >> 1, the 
resonant current io is given by 
The envelope of the resonant current exhibits the first-order 
response, although the series resonant circuit is the second- 
order system. The time constant of the envelope is given 
by 
(3) 
2 L  2Q r=-=---.  
W r  
Q is the quality factor of the series resonant circuit. 
Fig. 5 shows specially described waveforms of output volt- 
age and current under the assumption of a finite quality factor 
of the series resonant circuit. Here, a period of time of the 
PDM pattern, T is long enough to make the amplitude of the 
resonant current fluctuate. 
The envelope of the resonant current, i~ is given by 
(5) 
maximum current in case of pulse density of 
initial value of ZE. 
TA/T = 1; 
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If Q is infinite, the amplitude of the resonant current is in 
proportion to the pulse density 
m 
The average output power is obtained as follows: 
I T  
P = Tl voiodt  
If 7 >> l / w T ,  (7) is changed into the following equations. 
where P,, = (2/7r)VJmaxcos$, which is equal to the 
output power in case of TA/T = 1. 
If the periodic time of the PDM, T is much smaller than 
the time constant T ,  the amplitude of the resonant current is 
in proportion to the pulse density, and no fluctuation occurs in 
the amplitude of the resonant current. Thus, the output power 
is in proportion to the square of the pulse density as given by 
,m \ 2  
(9) 
If T >> r ,  the output power is in proportion to the pulse 
density because the resonant current becomes a discontinuous 
waveform 
TA lim P = Pm,,- 
r-0 T 
1V. DESIGN OF LOSSLESS NUBBING CIRCUITS 
The lossless snubbing circuit achieves zero-voltage- 
switching (ZVS) while the PDM realizes zero-current- 
switching (ZCS) in a wide range of output power. Exactly 
speaking, the inverter developed in this paper performs both 
ZVS and quasi-ZCS because the MOSFET’s are always turned 
on at zero voltage and they are always turned off at almost 
zero current. The combination of PDM and lossless snubbing 
makes a great contribution to effective reduction of dvldt and 
spike voltage across the MOSFET’s. 
A. Lossless Snubbing Circuit 
Fig. 6 shows the operating principle of a lossless snubbing 
circuit consisting of only one capacitor without any additional 
diode or resistor, which is connected in parallel with each 
MOSFET. Let’s consider the commutation from Fig. 6(b) to 
First, it is assumed that the resonant current is flowing 
through S1 and S4 as shown in Fig. 6(b). The voltages across 
the snubbing capacitors C1 and C4 are zero, and those across 
CZ and C3 are the same as the dc link voltage. SI and S4 can be 
turned off with zero-voltage-switching the instant that the gate 
pulses are removed from SI and Sq. During the commutation 
(4. 
I I 1 
U 
(c) (4 
Fig 6. Principle of lossless snubbing circuit 
shown in Fig. 6(c), the capacitors C1 and C4 are being charged, 
while Ca and C3 are being discharged. Since all the snubbing 
capacitors have the same capacity, half of the resonant current 
flows through the upper snubbing capacitors and the other 
flows through the lower ones. When the voltages across C2 
and C3 reach zero, the free wheeling diodes Dz and D3 start 
to conduct as shown in Fig. 6(d). S2 and S 3  are provided with 
the gate pulse before D2 and D3 turn off. S2 and S3 can be 
turned on with zero voltage as soon as the direction of the 
resonant current starts to change. 
If the inverter were operated with a leading power factor, 
the lossless snubbing circuits would not w 
MOSFET’s would short out the snubbing 
be noted that the inverter equipped with 
in each leg, has to be operated with a lagging power factor. 
B. Discussion on Blanking Time 
Fig. 7 shows detailed waveforms of voltage and current of 
the inverter with the lossless snubbing circuit. Here, let the 
peak value of the resonant current be I as follows: 
io = -Isinw,t. (1 1) 
When a MOSFET is turned off at the time of -Toff, the voltage 
across the snubbing capacitor, vc starts to rise up as given by 
Cs is the capacitance of snubbing capacitor 
The time of - T d ,  at which wc reaches the dc link voltage 
of Vd, is obtained by substituting into (12) that vc(--Td) = V d  
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Fig. 7. Waveforms of lossless snubbing circuit. 
The condition that vc reaches V d  at t = 0 gives the minimum 
value of Toff as follows: 
Tmin = - c0s-l (1 - 2 u F C , 9 3 ) .  I (14) 
4 
Although (14) shows an ideal condition which gives the 
minimum value of dvldt ,  Toff should be set up to T,,, 
for minimum pulse density because the amplitude of the 
resonant current is varied by pulse density. The amplitude 
of the resonant current of 15 A, which is equal to 314 of 
the rated current of 25 A, and the dc link voltage of V d  = 
200 V are assumed in the design of the experimental system. 
The capacitance of the snubbing capacitor is designed to be 
2000 pF, which is as large as the output capacitance of the 
MOSFET's used here. Since Tmin(= 180 ns) is obtained from 
(14), Toff is set up as Toff = 200 ns for the experimental 
system. The blanking time or lock-out time is also set as 150 
ns because T d  = 85 ns is given by (13). 
V. CONTROL CIRCUIT 
Fig. 8 shows a control circuit of the pulse-density- 
modulated inverter. The control circuit forms a type of 
phase-locked loop, which outputs the gate pulses in phase with 
the resonant current. The amplitude of the resonant current is 
too small to detect the phase at the time of zero-crossing of the 
source voltage with the line frequency of 60 Hz because no 
smoothing capacitor is connected to the dc link. Thus, the cut- 
off frequency of the low pass filter is set to 1.5 ms to eliminate 
the frequency change of the voltage-controlled oscillator at the 
zero-crossing. The output of the voltage-controlled oscillator 
is a pulse train, the frequency of which is twice as high as the 
operating frequency of the inverter. The pulse train is applied 
to the five-bit step-up counter and then a desired PDM pattern 
is selected out of 16 patterns which are stored in a ROM. 
Fig. 9 shows the 16 PDM patterns used in the experimental 
system as a parameter of pulse density of TA/T from 1/16 
to 16/16. The period of time of each PDM pattern stored in 
the ROM is equal to sixteen times as long as the resonant 
16/16 
15/16 
14/16 
13/16 
12/16 
11/16 
0 4 8 12 16 
resonant cycle 
Fig. 9. PDM patterns stored in ROM. 
period. The PDM patterns are determined so as to reduce the 
amplitude fluctuation of the resonant current which is caused 
by the PDM. As a result, an actual period of time depends on 
the PDM pattern which is chosen by a pattern select signal. 
The PDM pattern signals A and B are applied to four blanking 
time circuits to produce four gate drive signals. 
VI. EXPERIMENTAL RESULTS 
Figs. 10, 11 ,  and 12 show experimental waveforms obtained 
by a prototype system. Since the quality factor of the series 
resonant circuit developed for a dental casting machine is 
about 30, the time constant of the envelope of the resonant 
current is given by 
r = 2Q/w, = 2 x 3 0 1 2 ~  x 450 x lo3 = 21 ps. 
First, an electrolytic capacitor of 3000 pF is connected with 
the dc link to verify the operating principle of the pulse density 
modulation in the following experiments. 
Fig. 10 shows an output voltage and current in the case of 
the full power operation of about 3.6 kW. Since the snubbing 
capacitor of 2000 pF suppresses d v l d t ,  that is, the derivative 
of the drain to source voltage with respect to time, the rise-time 
is about 150 ns. No voltage spike occurs in the output voltage. 
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Fig. 10. 
TA/T = 16/16. 
Output voltage and current waveforms of inverter in case of 
Fig. 1 I .  
TA/T = 12/16. 
Output voltage and current waveforms of inverter in case of 
Figs. 11 and 12 show those in the case of the PDM 
operation. Since the pulse density is equal to 12/16 in Fig. 11, 
the amplitude of 20 becomes smaller than that in Fig. 10. 
Almost no decay appears in the amplitude of io because 7- 
is longer than the PDM period of T = 9 ps. In Fig. 12, the 
amplitude of 20 is much smaller so that the output power of 
the inverter is 80 W, which is only 2%, compared with that 
in Fig. 10. The actual period of time of the PDM in Fig. 12 is 
longer than that in Fig. 11, thus causing the fluctuation of io. 
Fig. 13 indicates a relationship between the pulse density 
and the dc input power of the inverter. Note that it is difficult 
to calculate the ac output power of the inverter from the 
pulse-density-modulated waveforms. The theoretical curves 
are obtained by substituting the dc input power in the full 
power operation for the maximum power P,, into (8) and (9). 
The curve obtained from (8) agrees well with the experimental 
results in the overall range. The curve given by (9) has a small 
difference in the range of pulse density from 2/16 to 12/16. 
This means that (9) is applicable in a range of output power 
from 70% to 100%. 
Finally, the electrolytic capacitor of 3000 pF is removed 
from the diode rectifier, so that no capacitor is connected 
Fig. 12. Output voltage and current waveforms of inverter in case of 
T4/T = 2/16. 
0 Experimental 
- Theoretical in (8) 
4/16 8/16 12/16 16/16 
pulse density 
Fig. 13. Relationship between pulse density and dc inpur power. 
to the diode rectifier except for a high frequency capacitor 
of 0.47 pF in the following experiments. Fig. 14 shows the 
waveforms of the line voltage and current of the diode rectifier 
in the case of the full power operation. Fig. 15 shows those 
with the 12/16 pulse density. The line current is an almost 
sinusoidal waveform with unity power factor, the amplitude of 
which depends on the pulse density. A small amount of current 
distortion included in the line current is due to the line voltage 
distortion. If the line voltage, ws had a purely sinusoidal 
' wave shape, no harmonic current would be contained in the 
line current. The pulse-density-modulated inverter produces an 
amount of current ripple but the ripple frequency is so high that 
the high frequency capacitor of 0.47 pF can easily absorb it. 
VII. CHARACTERISTIC COMPARISON 
Table I1 shows characteristic comparison among three con- 
trol schemes of a high frequency inverter, each of which is 
capable of adjusting the output power by itself. Table I1 gives 
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5ms 
Fig. 14. Input voltage and current waveforms of diode rectifier in case of 
TA/T = 16/16 (no electrolytic capacitor). 
Fig. 15. Input voltage and current waveforms of diode rectifier in case of 
T.A/T = 12/16 (no electrolytic capacitor). 
an example of calculation results obtained from the theoretical 
analysis (see Appendix A and B). The following assumptions 
are made in the calculation. 
The load of the inverter is an LCR resonant circuit with 
quality factor of 10. 
There is neither snubbing capacitor nor output capacitance 
of the MOSFET's. 
The inverter is operated at half the full power. 
The PS inverter is operated at the phase-shift angle of 65.5', 
which is twice the phase angle of 4 = 32.7" in Table 11, 
and the PDM inverter at the pulse density of 11/16. The 
operating frequency varies with the output power: it increases 
by 5% in the FC inverter, and by 3% in the PS inverter at 
half the full power. The operating frequency is equal to the 
actual switching frequency. On the other hand, the operating 
frequency is equal to the resonant frequency in the PDM 
inverter, but the actual switching frequency goes down to 68% 
of the resonant frequency because no switching occurs during 
mode 111. 
The most important item in Table I1 is that the drain current 
being turned off,  io^, is always zero in the PDM inverter 
TABLE I1 
CHARACTERISTICS COMPARISON AMONG THREE CONTROL SCHEMES 
UNDER CONDITION OF 50% OF FULL POWER AND Q = 10 
I FC I PS I PDM 
phase angle: 4[degi 
drain current being 64%(lead) 
turned off I o f f / I o  
ripple frequency 
of a x ,  
F C  frequency controlled inverter 
PS: phaseshifted inverter 
PDM: pulse-density-modulated inverter 
fr : resonant frequency 
under all the operating conditions while it is not zero in 
the other inverters except under the operating condition of 
the full power. This means that the PDM inverter gets zero- 
current switching (ZCS) in all the operating conditions. The 
drain current being turned off, Ioff also affects both dw/dt  
and spike voltage across the MOSFET's. Even if the zero- 
voltage-switching topology was employed, high dw/dt  would 
produce switching losses because the rise and fall time of the 
switching devices is not zero in fact. 
Although the drain current being turned off is always zero 
in one pair of lagging legs of the PS inverter, it reaches 
64% of the peak current in the other pair of leading legs. 
This means that the PS inverter needs a larger snubbing 
capacitor to avoid high d v l d t .  However, the larger snubbing 
capacitor limits the maximum output power because it requires 
to finish charging or discharging the snubbing capacitor before 
the resonant current reaches zero. On the contrary, a small 
snubbing capacitor can effectively suppress d v / d t  in the PDM 
inverter because the drain current being turned-off is equal to 
zero. The PDM inverter would make a great contribution to 
reducing switching losses and electromagnetic noises, and to 
achieving high reliability. 
The ripple frequency of 2d2 in the FC and PS inverters 
is twice the operating frequency, while that in the PDM 
inverter is about 1/3 of the operating frequency. Thus, the 
PDM inverter makes the voltage ripples in the dc link larger 
than the FC and PS inverters do. However, this may not be any 
problem in high frequency inverters, the operating frequency 
of which is over 100 kHz, because the ripple frequency is high 
enough to be absorbed by a high-frequency capacitor in the 
dc link. 
VIII. CONCLUSION 
The purpose of the described study was to develop a pulse- 
density-modulated inverter of 4 kW, 450 kHz for induction 
melting applications. The PDM inverter is capable of adjusting 
the output power by itself, performing both ZVS and ZCS in 
all the operating conditions. Thus, a single-phase diode bridge 
rectifier without electrolytic capacitor in the dc link is appli- 
cable at the front-end of the inverter, so that the line current 
of the rectifier has a sinusoidal waveform with unity power 
factor. This results not only in improving efficiency but also in 
reducing the size of the induction melting system incorporated 
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in a dental casting machine. The quantitative comparison 
shown in Table I1 concludes that the pulse-density-modulated 
inverter would be more suitable for various induction heating 
applications. 
APPENDIX 
A. Analysis of Frequency Variation 
The frequency variation is discussed in the FC and PS in- 
verters. At first, assume that a series resonant circuit consisting 
of L,  C,  and r is connected to the high frequency inverter. The 
quality factor of the resonant circuit is given by 
where the resonant angular frequency w, = 1/m. Assum- 
ing that the inverter runs at an angular frequency w, the phase 
angle between the output voltage and current of the inverter, 
4 is represented by using Q ,  as 
From (16), the frequency variation is given by 
B. Analysis of Drain Current Being Turned Off 
by using Q and # as 
The impedance of the resonant circuit is also represented 
The FC inverter outputs a square-shape voltage, the funda- 
mental component of which is a constant amplitude V,. The 
output power of the FC inverter is given by 
2 vo2 VO’ 
121’ r 
P = r I  = r- = - cos2 4. 
The drain current being tumed off, Ioe depends on the phase 
angle 4 as follows: 
Io .  io^ = I sin 4 = Io cos 4 sin 4 = - sin 24. (20) 
10 is the peak value of the drain current under the full power 
operation. 
On the other hand, the PS inverter can control not only the 
operating frequency but also the fundamental component of 
the output voltage to adjust the output power of the inverter. 
It should be assumed that one pair of lagging legs is always 
turned on or off at zero current to make the maximum output 
power equal to that in the FC inverter. Then the phase-shift 
angle, which is the difference in switching angle between the 
leading and lagging legs, is equal to twice the phase angle 
2 
4, and the fundamental component of th 
given by 
t voltage is 
V (21) 
The output power of the P 
The drain current being tumed off is 
of lagging legs while it is not zero 
legs except under the condition of 
in one pair 
r of leading 
that is, 
(23) 
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